Proceedings

A Vectorization Technique for Prolog without Explosion

Download BibTeX Cite

Proceedings of the Eleventh International Joint Conference on Artificial Intelligence. Parallel and Distributed Processing. Pages 151-155.

© 1989 International Joint Conferences on Artificial Intelligence

Abstract

This paper describes a technique for executing logic programming languages such as Pr<;>log for the Cray-type vector processors. This technique, which we call the parallel backtracking technique, enables a kind of or-parallel execution without process explosion. The compiled intermediate language code for the parallel backtracking execution is the same as the code presented in our previous paper . The compilation is based on a kind of program transformation called or-vectorization. However, the interpretation of the intermediate code is changed to enable the parallel backtracking execution. An execution simulator and a compiler prototype were developed. We have not yet implemented this technique to our native code execution system, but we expect a performance of eight times or more higher than scalar processing upon implementation.

  1. Kanada, Y .: Improving Prolog Performance using Supercomputer, Proceeding of 26th Program- ming Symposium , pp . 47-56, 1985 (in Japanese) .
  2. Kanada, Y. , Kojima, K ., and Sugaya, M. : Vectorization Techniques for Prolog, A CM Interna- 156 Parallel and Distributed Processing tional Conference on Supercomputing, 1988.
  3. 88bKanada, Y., and Sugaya, M.: A Schema of Solving Search Problems on Vector Processors: Par- allel Backtracking Schema, Transaction of Informa- tion Processing, Vol. 29, No. 10, 1988 (in Japanese).
  4. Nagashima, S., et al.: Design Consideration for High-Speed Vector Processor: S-810, Proceedings of IEEE International Conference on Computer De- sign, pp. 238-242, 1984.
  5. Nakashima, H.: Introduction to Prolog, San- poh-Shuppan, 1983 (in Japanese) .
  6. Nilsson, M.: -FLENG Prolog -The Lan- guage which turns Supercomputers • into Paral- lel Prolog Machines, Logic Programming '86 (in Japan), pp. 209-216, 1986.
  7. Nilsson, M ., and Tanaka, H .: A Flat GHC Implementation for Supercomputers, Fifth Interna- tional Symposium on Logic Programming, 1988.
  8. Tatsuguchi, Y., and Muraoka, Y. : An Imple- mentation of a Parallel Logic Programming Lan- guage on a Vector Processor, 35th National Con- ference of Japan Society of Information Processing, 5Q-1, pp. 753-754, Hi87 (in Japanese).
  9. Ueda, K .: Guarded Horn Clauses, !COT Tech- nical Report, TR-1 03, Institute for New Generation Computer Technology, 1985.

References were extracted automatically from the PDF and may contain errors.

Welcome Future Conferences AI Journal Division IJCAI Proceedings About IJCAI IJCAI Awards